


3

Junctions:-


* Fabrication of Junctions:- Mainly following techniques are used for fabrication of junctions-

- 1. Grown junctions.
- 2. Aligned junctions
- 3. Diffused junctions
- 4. Ion Implantation.
- 5. Epitaxial Junctions

⇒ Grown junctions :- Grown junctions are fabricated by using crystal growth process. In this process a single crystal of silicon is obtained. As we already know that silicon achieved from sand. under following steps-




This metallic grade silicon is impure and polly crystalline.




CZ process:- CZ process is used for converting this EGS into single crystal silicon.

Required amount of Impurity is added for N type & P type semiconductor.

Firstly Boron is added and growth process is stop and then further phosphorus is added.



Alloyed junctions : Alloyed junctions are fabricated by using alloying technique. In this technique a metal is alloyed on a semiconductor with the opposite type of dopant.




(a) Pellet of In in contact with n-type Ge, (b) Melted phase of In & Ge mixture during heating (c) Cross section view of alloyed junction.

This process was used in the 1950s to produce diode and transistors. For example in the figure above, a sample of Ge comb. heated with a pellet of In on it.


→ Diffused junctions :- Diffused junctions are fabricated for IC technology purposes. In the IC-fabrication technology, - After CZ process a single crystal silicon is obtained in the form of cylinder as shown in the figure. we cut it in equal shape parts. Each part is circular and called Si-ware.

New wafer is polished and d and



To make diffused junctions photo lithography process is used. Photo lithography process is a selective diffusion process to control junction geometry.

Alloyed junctions :- Alloyed junctions by using alloying technique. In this technique a metal is alloyed on a semiconductor with the opposite type of dopant.




This process was used in the 1950 to produce diode and transistors. For example in the figure above, a sample of Ge can be heated with a pellet of In on it.

⇒ Diffused junctions :- Diffused junctions are fabricated for IC technology purpose in the


IC fabrication technology. - After CZ process a single crystal silicon is obtained in the form of cylinder as shown in the figure. we cut it in equal sharp parts. Each part is circular and called Si-ware.

New wafer is pelleted and d and



To make diffused junctions photolithography process is used. photolithography process is a selective diffusion process to control junction geometry.

Figure shows structure of n-mos. where junctions are $N_d > N_A$ diffused junctions. 57.




In this region $N_A > N_D$

Structure of n-mos:-


(actually cross-section view of n-mos)

while 3 Dimensional view of n-mos is looking as below.


Making a n-mos following steps are used-



(1). Exicised Si Sample



(2): Apply a Layer of Photoresist.



Glass Photomask

→ (Top view of Glass photomask)


(3) :- Expose PR through Photomask A.

17

4. Opening of
the window
for diffusion.




5. polly silicon
is coated using
chemical vapour
deposition.
Polly silicon is Gate
layer.




6. polly silicon
layer of
silicon
grown

6. After forming gate.
Again making mask
and repeat all
previous steps again



7. Transistor
base
8. Open part.

7.




Area for
nt diffusion

Now these two windows ↓ ↓ are ready to make
nt region.


The depth of junction depends upon following parameters →
Diffusion time,
Pressure, and other parameters.

→ For making nt regions, ion implantation
is used.



Depletion type, n-MOS.


→ Epitaxial Junctions: Epitaxial junctions are formed by using epitaxy process. In the epitaxy process a layer is deposited by using chemical vapor deposition process. The epitaxial layer some times called 'epi' layer.



Epitaxial junctions &

Alloyed junctions are modeled as ⇒ step junction

↓
Because there is sharp 'P' region and 'N' region.




Left side only P-type means acceptors

Right side only n-type.

Sharp junction.

On other hand, diffused junctions are called ⇒ Graded junctions because.

$N_A - N_D$ varies across the junction.



$N_A - N_D$ varies across the junction.