


## SOLVED EXAMPLES

**Example 1** A MOS differential pair with common-mode voltage is shown in fig. (19.54). In the figure,  $V_{DD} = V_{SS} = 1.5 \text{ V}$ ,  $K_n' (W/L) = 4 \text{ mA} / \text{V}^2$ ,  $V_t = 0.5 \text{ V}$ ,  $I = 0.4 \text{ mA}$  and  $R_D = 2.5 \text{ k}\Omega$ .



**Fig. 19-54** MOS differential pair with common-mode

Find the following:

- (a) Find  $V_{OV}$  and  $V_{GS}$  for each transistor.
- (b) For  $v_{CM} = 0$ , find  $v_S$ ,  $i_{D1}$ ,  $v_{D1}$  and  $v_{D2}$ .
- (c) Repeat (b) for  $v_{CM} = 1 \text{ V}$ .
- (d) What is the highest value of  $v_{CM}$  for which the transistors  $Q_1$  and  $Q_2$  remain in saturation?
- (e) If current source  $I$  requires a minimum voltage of  $0.4 \text{ V}$  to operate properly, what is the lowest value allowed for  $v_S$  and hence for  $v_{CM}$ ?

(a) The over drive voltage is given by

$$V_{OV} = \left[ \frac{I}{k_n' (W/L)} \right]^{1/2} \quad \text{[Eq. (7) of article 19.1-1]}$$

$$= \left[ \frac{0.4 \times 10^{-3}}{4 \times 10^{-3}} \right]^{1/2} = 0.32 \text{ V}$$

Now  $V_{GS} = V_{OV} + V_t = 0.32 + 0.5 = 0.82 \text{ V}$

(b)  $v_{CM} = 0 \text{ V}$

In this case,  $I = 0.4 \text{ mA}$  or  $I/2 = 0.2 \text{ mA}$

$$V_S = -v_{GS} = -0.82 \text{ V}$$

$$\therefore i_{D1} = i_{D2} = \frac{I}{2} = 0.2 \text{ mA}$$

and,  $v_{D1} = V_{DD} - i_{D1} R_D = 1.5 - [(0.2 \times 10^{-3}) \times (2.5 \times 10^3)] = 1 \text{ V}$

$$v_{D2} = 1 \text{ V}$$

(c) Figure (19.55) shows the differential amplifier with common-mode input voltage  $v_{CM} = 1 \text{ V}$ .

$$v_S = v_{CM} - v_{GS} = 1 - 0.82 = +0.18 \text{ V}$$




Fig. 19-55 Differential amplifier with common-mode input voltage 1 V

$$i_{D1} = i_{D2} = \frac{I}{2} = 0.2 \text{ mA}$$

$$v_{D1} = v_{D2} = V_{DD} - i_D R_D = 1.5 - [(0.2 \times 10^{-3}) \times (2.5 \times 10^3)] \\ = 1.5 - 0.5 = 1 \text{ V}$$

$$(d) (v_{CM})_{\max} = V_t + V_{DD} - (I/2) R_D \\ = 0.5 + 1.5 - [(0.2 \times 10^{-3}) \times (2.5 \times 10^3)] \\ = 0.5 + 1.5 - 0.5 = 1.5 \text{ V}$$

$$(e) (v_{CM})_{\min} = -V_{SS} + V_S + V_t + V_{OV} \\ = -1.5 + 0.4 + 0.5 + 0.32 = -0.28 \text{ V}$$

$$(v_S)_{\min} = (v_{CM})_{\min} - v_{GS} = -0.28 - 0.82 = -1.1 \text{ V}$$

**Example 2** A PMOS differential amplifier is shown in fig. (19-56). Here,  $V_{tp} = -0.8 \text{ V}$ , and  $K_p' (W/L) = 3.5 \text{ mA} / \text{V}^2$ .




Fig. 19-56 PMOS differential amplifier

- (a) Find  $V_{OV}$  and  $V_{GS}$  for each transistor for  $v_{G1} = v_{G2} = 0 \text{ V}$ .  
 (b) Find  $v_S$ ,  $v_{D1}$  and  $v_{D2}$  for  $v_{G1} = v_{G2} = 0 \text{ V}$ .

(c) If the current source requires a minimum voltage of 0.5 V, find the input common-mode range.

$$V_{DD} = V_{SS} = 2.5 \text{ V and } K_p' (W/L) = 3.5 \text{ mA/V}^2$$

(a) Overdrive voltage  $V_{OV}$  is given by

$$V_{OV} = - \left[ \frac{I}{K_p' (W/L)} \right]^{1/2} = - \left[ \frac{0.7 \times 10^{-3}}{(3.5 \times 10^{-3})} \right]^{1/2} = -0.45 \text{ V}$$

The gate-source voltage  $v_{GS}$  is given by

$$v_{GS} = V_{OV} - V_{tp} = -0.45 - 0.8 = -1.25 \text{ V}$$

(b) Source voltage is given by

$$v_{S1} = v_{S2} = v_G - v_{GS} = 0 + 1.25 \text{ V} = 1.25 \text{ V}$$

Drain voltage is given by

$$v_{D1} = v_{D2} = \left( \frac{I}{2} \right) R_D - V_{DD} = \frac{0.7}{2} \times 2 - 2.50 = -1.8 \text{ V}$$

(c) For  $Q_1$  and  $Q_2$  to remain in saturation

$$v_{DS} \leq v_{GS} - v_{tp}$$

$$\text{or } v_{CM} \geq \left( \frac{I}{2} R_D - V_{DD} \right) + V_{tp}$$

$$\text{or } (v_{CM})_{\min} = \left( \frac{0.7}{2} \times 2 - 2.5 \right) - 0.8 = -2.6 \text{ V}$$

To allow sufficient voltage for the current source to operate properly

$$v_{CM} \leq V_{SS} - V_{CS} + (V_{tp} + V_{OV})$$

$$\text{or } (v_{CM})_{\max} = 2.5 - 0.5 - 1.25 = 0.75 \text{ V}$$

**Example 3** A PMOS differential pair operated at a bias current of 0.8 mA employs transistors with  $(W/L) = 100$ ,  $\mu_n C_{ox} = 0.2 \text{ mA/V}^2$ ,  $R_D = 5 \text{ k}\Omega$  and  $R_{SS} = 25 \text{ k}\Omega$ .

(a) Find the differential gain, common-mode gain and common-mode rejection ratio (CMRR) in dB.

(b) Repeat (a) when the output is taken differentially.

(c) Repeat (a) when the output is taken differentially but the drain resistance have a 1% mismatch.

Let us first calculate value of  $g_m$ .

$$\text{We know that, } i_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} \cdot V_{OV}^2$$

$$\therefore 0.4 \times 10^{-3} = \frac{1}{2} (0.2 \times 10^{-3}) 100 \times V_{OV}^2 \quad \left( \because i_D = \frac{I}{2} = 0.4 \text{ mA} \right)$$

$$\text{or } V_{OV} = 0.2 \text{ V}$$

$$\text{Therefore, } g_m = \frac{i_D}{V_{OV}} = \frac{0.4 \times 10^{-3}}{0.2} = 2 \text{ mA/V}$$

$$\text{(a) Differential gain, } A_d = \frac{1}{2} g_m R_D = \frac{1}{2} \times (2 \times 10^{-3}) \times (5 \times 10^3) = 5$$

$$\text{Common-mode gain } A_{CM} = - \frac{R_D}{2 R_{SS}} = - \frac{5 \times 10^3}{2 \times (25 \times 10^{-3})} = -0.1$$

$$\text{Common-mode rejection ratio CMRR} = \frac{5}{0.1} = 50$$

$$\text{CMRR in dB} = 20 \log(50) = 34 \text{ dB}$$

$$(b) A_d = g_m R_D = (2 \times 10^{-3}) \times (5 \times 10^3) = 10$$

$$\text{Common-mode gain } A_{CM} = 0$$

$$\text{CMRR in dB} = 20 \log\left(\frac{A_d}{A_{CM}}\right) = \infty \text{ dB}$$

(c) Mismatch in  $R_D$  will have negligible effect on the differential gain

$$\therefore A_d \cong g_m R_D = (2 \times 10^{-3}) \times (5 \times 10^3) = 10$$

Mismatch on  $R_D$  effect on common-mode gain

$$A_{CM} = -\frac{R_D}{2 R_{SS}} \left(\frac{\Delta R_D}{R_D}\right)$$

Given  $\Delta R_D = 1\%$  of  $R_D = 50 \Omega$

$$A_{CM} = \frac{5000}{2 \times 25,000} \times \left(\frac{50}{5000}\right) = 0.001$$

$$\text{CMRR in dB} = 20 \log\left(\frac{A_d}{A_{CM}}\right) = 20 \log\left(\frac{10}{0.001}\right) = 80 \text{ dB}$$

**Example 4.** Two identical silicon transistors with  $\beta = 50$ ,  $V_{BE} = 0.7 \text{ V}$  at  $T = 25^\circ \text{C}$ ,  $V_{CC} = 20.7 \text{ V}$ ,  $R_1 = 10 \text{ k}\Omega$  and  $R_C = 5 \text{ k}\Omega$  are used in the circuit shown in fig. (19.57). (i) Find the current  $I_{B1}, I_{B2}, I_{C1}, I_{C2}$  at  $25^\circ \text{C}$ , (ii) Find  $I_{C2}$  at  $T = 175^\circ \text{C}$  when  $\beta = 98$  and  $V_{BE} = 0.22 \text{ V}$ .

The current through resistor  $R_1$

[U.P.S.C., I.E.S. 2005]

$$\begin{aligned} I &= I_{C1} + I_{B1} + I_{B2} \\ &\cong I_C + 2I_{B1} = \beta I_{B1} + 2I_{B1} \\ &= (\beta + 2) I_{B1} \text{ or } I_{B1} = \frac{I}{\beta + 2} \end{aligned} \quad \dots(1)$$

Applying KVL to emitter loop of transistor  $Q_1$ , we have

$$V_{CC} = IR_1 - V_{BE} = 0 \quad \dots(2)$$

(i) From eq. (2), we have

$$I = \frac{V_{CC} - V_{BE}}{R_1} = \frac{20.7 - 0.7}{10 \times 10^3} = 2 \text{ mA}$$

$$I_{B1} = I_{B2} = \frac{I}{\beta + 2} = \frac{2 \text{ mA}}{2 + 50} = 0.0385 \text{ mA}$$

$$I_{C1} = I_{C2} = \beta I_{B1} = 50 \times 0.0385 \text{ mA} = 1.92 \text{ mA}$$

(ii) At temperature  $T = 175^\circ \text{C}$

$$I_{C2} = \beta I_{B2} = \left(\frac{\beta}{\beta + 2}\right) I = \left(\frac{\beta}{\beta + 2}\right) \left(\frac{V_{CC} - V_{BE}}{R_1}\right)$$

$$\text{or } I_{C2} = \left(\frac{98}{98 + 2}\right) \left(\frac{20.7 - 0.22}{10 \times 10^3}\right) = \left(\frac{98}{100}\right) \times \left(\frac{20.48}{10 \times 10^3}\right) = 2 \text{ mA}$$




Fig. 19.57

**Example 5.** In the circuit shown in fig. (19-58), the two transistors are matched. Find an expression for  $I_1$  in terms of  $I_{C1}$  and  $\beta$ .




Fig. 19-58

Assume  $V_{BE} = 0.6 \text{ V}$  and  $\beta$  to be large, calculate  $I_1$  and  $I_2$ . Calculate  $I_{C1}$  when  $\beta = 20$ .

[U.P.S.C., I.E.S. 2007]

Here, the transistors are matched. Therefore, base current would be the same.

Applying KCL to collector terminal C of transistor  $Q_1$ , we have

$$I_1 = I_{C1} + 2 I_{B1} = I_{C1} + 2 I_{C1} / \beta = I_{C1} \left( 1 + \frac{2}{\beta} \right)$$

or 
$$I_1 = \left( \frac{\beta + 2}{\beta} \right) I_{C1}$$

Applying KVL for transistor  $Q_1$  emitter loop, we have

$$V_{CC} - I_1 R_{C1} - V_{BE} - I_{E1} R_{E1} - V_{EE} = 0$$

Substituting the values, we get

$$6 - (\beta + 2) I_{B1} \times (10 \times 10^3) - 0.6 - (\beta + 1) I_{B1} \times (1.4 \times 10^3) - (-6) = 0$$

or 
$$I_{B1} = \frac{11.4}{10^4 \times (\beta + 2) + (1.4 \times 10^3) (\beta + 1)} = \frac{11.4}{10^4 \times (20 + 2) + (1.4 \times 10^3) (20 + 1)} \quad (\because \beta = 20)$$

or 
$$I_{B1} = 0.045 \text{ mA}$$

$$I_1 = (\beta + 2) I_{B1} = (20 + 2) \times 0.045 = 1.005 \text{ mA}$$

$$I_2 = I_{C1} = I_{C1} = \beta I_{B1} = 20 \times 0.045 = 0.9 \text{ mA}$$

When  $\beta$  is large, then  $I_B$  is negligibly small. Now,


$$I_1 \approx I_2 \approx I_{C1} = \beta I_{B1}$$

or 
$$I_{B1} = \frac{11.4}{10^4 (\beta + 2) + (1.4 \times 10^3) (\beta + 1)} = \frac{11.4}{10^4 \beta + 1.4 \times 10^3 \beta}$$

or 
$$I_{B1} = \frac{1}{\beta} \text{ mA}$$

and 
$$I_{C1} = I_1 + I_2 = \beta I_{B1} = \beta \times \frac{1}{\beta} = 1 \text{ mA}$$

**Example 6.** Figure (19-59) shows the differential amplifier using transistors with  $\beta = 100$ .



**Fig. 19-59** Differential amplifier using transistors

Evaluate the following:

- The input differential resistance ( $R_{id}$ ).
  - The overall differential voltage gain ( $v_0/v_{ib}$ ).
  - The worst-case common-mode gain if the two collector resistances are accurate to within  $\pm 1\%$ .
  - The CMRR in dB.
  - The input common-mode resistance (assuming that early voltage)  $V_A = 100$  V.
- (a) Each transistor is biased at an emitter current of 0.5 mA.

The emitter resistance is given by

$$r_{e1} = r_{e2} = \frac{V_T}{I_E} = \frac{25 \text{ mV}}{0.5 \text{ mA}} = 50 \Omega$$

The input differential resistance can be obtained as

$$R_{id} = 2(\beta + 1)(r_e + R_E) = 2(101)(50 + 150) = 40 \text{ k}\Omega$$

- (b) The voltage gain from the signal source to the base of  $Q_1$  and  $Q_2$  is

$$\frac{v_{id}}{v_{ib}} = \frac{R_{id}}{R_{ib} + R_{id}} = \frac{40 \text{ k}\Omega}{(5 \text{ k}\Omega + 5 \text{ k}\Omega) + 40 \text{ k}\Omega} = 0.8$$

The voltage gain from the bases to the output is

$$\begin{aligned} \frac{v_0}{v_{id}} &= \frac{\text{Total resistance of collectors}}{\text{Total resistance in the emitter}} = \frac{2 R_C}{2(r_e + R_E)} \\ &= \frac{2 \times (10 \times 10^3)}{2(50 + 150)} = 50 \end{aligned}$$

The overall differential voltage gain can be found as

$$A_d = \frac{v_0}{v_{ib}} = \frac{v_{id}}{v_{ib}} \times \frac{v_0}{v_{id}} = 0.8 \times 50 = 40$$

$$(c) A_{CM} = \frac{R_C}{2 R_{EE}} \left( \frac{\Delta R_C}{R_C} \right)$$

$\Delta R_C = 0.02 R_C$  in the worst case. Thus


$$A_{CM} = \frac{10 \text{ k}\Omega}{2 \times 200 \text{ k}\Omega} \times 0.02 = 5 \times 10^{-4}$$

$$(d) \text{ CMRR in dB} = 20 \log \left| \frac{A_d}{A_{CM}} \right| = 20 \log \left| \left( \frac{40}{5 \times 10^{-4}} \right) \right| = 98 \text{ dB}$$

$$(e) r_0 = \frac{V_A}{(I/2)} = \frac{100}{(0.5 \times 10^{-3})} = 200 \text{ k}\Omega$$

$$(R_i)_{CM} = (\beta + 1) \left( R_{EE} \parallel \frac{r_0}{2} \right) = (101) [200 \text{ k}\Omega \parallel 100 \text{ k}\Omega] = 6.7 \text{ m}\Omega$$

**Example 7.** For the differential amplifier of fig. (19.60), let  $I = 1 \text{ mA}$ ,  $V_{CC} = 5 \text{ V}$ ,  $v_{CM} = -2 \text{ V}$ ,  $R_C = 3 \text{ k}\Omega$  and  $\beta = 100$ . Assume that BJTs has  $v_{BE} = 0.7 \text{ V}$  at  $i_C = 1 \text{ mA}$ . Find the voltage at emitters and at the outputs.



**Fig. 19-60** Differential amplifier

For input condition  $Q_1$  is ON and  $Q_2$  is OFF.

$$i_{C1} = \alpha I = 1 \times 1 \text{ mA} = 1 \text{ mA}$$

$$v_{BE1} \approx 0.7 \text{ V}$$

$$v_E = V_B - v_{BE} = 1 - 0.7 = 0.3 \text{ V}$$

$$v_{C1} = V_{CC} - i_{C1} R_C = 5 - (1 \times 10^{-3}) \times (3 \times 10^3) = 2 \text{ V}$$

and

$$v_{C2} = V_{CC} - i_{C2} R_C = 5 - 0 = 5 \text{ V}$$