## Combinational Logic

- Logic circuits for digital systems may be combinational or sequential.
- A combinational circuit consists of input variables, logic gates, and output variables.


For n input variables, there are $2^{\mathrm{n}}$ possible combinations of binary input variables .For each possible input Combination ,there is one and only one possible output combination.A combinational circuit can be described by $m$ Boolean functions one for each output variables.Usually the input s comes from flip-flops and outputs goto flip-flops.

## Design Procedure:

1. The problem is stated
2. The number of available input variables and required output variables is determined. 3.The input and output variables are assigned lettersymbols.
4.The truth table that defines the required relationship between inputs and outputs is derived.
5.The simplified Boolean function for each output is obtained.

## Adders:

Digital computers perform variety of information processing tasks, the one is arithmetic operations.And the most basic arithmetic operation is the addition of two binary digits.i.e, 4 basic possible operations are:

$$
0+0=0,0+1=1,1+0=1,1+1=10
$$

The first three operations produce a sum whose length is one digit, but when augends and addend bits are equal to 1 ,the binary sum consists of two digits. The higher significant bit of this result is called a carry.A combinational circuit that performs the addition of two bits is called a halfadder. One that performs the addition of 3 bits (two significant bits \& previous carry) is called a full adder.\& 2 half adder can employ as a full-adder.

The Half Adder: A Half Adder is a combinational circuit with two binary inputs (augends and addend bits and two binary outputs (sum and carry bits.) It adds the two inputs (A and B) and produces the sum $(\mathrm{S})$ and the carry $(\mathrm{C})$ bits. It is an arithmetic operation of addition of two single bit words.


The $\operatorname{Sum}(\mathrm{S})$ bit and the carry (C) bit, according to the rules of binary addition, the sum (S) is the X-OR of A and B ( It represents the LSB of the sum). Therefore,

$$
\mathrm{S}=\mathrm{A} B+A \mathrm{~A} \oplus \mathrm{~B}
$$

The carry $(\mathrm{C})$ is the AND of A and B (it is 0 unless both the inputs are 1).Therefore,

$$
\mathrm{C}=\mathrm{AB}
$$

A half-adder can be realized by using one X-OR gate and one AND gate a

(a)

(b)

Logic diagrams of half-adder

NAND LOGIC:


NOR Logic:

$$
\begin{aligned}
\mathrm{S}=\mathrm{A} \overline{\mathrm{~B}}+\overline{\mathrm{A} B} & =\mathrm{A} \overline{\mathrm{~B}}+\mathrm{A} \overline{\mathrm{~A}}+\overline{\mathrm{A} B}+\mathrm{B} \overline{\mathrm{~B}} \\
& =\mathrm{A}(\overline{\mathrm{~A}}+\overline{\mathrm{B}})+\mathrm{B}(\overline{\mathrm{~A}}+\overline{\mathrm{B}}) \\
& =(\mathrm{A}+\mathrm{B})(\overline{\mathrm{A}}+\overline{\mathrm{B}}) \\
& =\overline{\overline{\mathrm{A}+\mathrm{B}}+\overline{\overline{\mathrm{A}}+\overline{\mathrm{B}}}} \\
\mathrm{C} & =\mathrm{AB}=\overline{\overline{\mathrm{AB}}}=\overline{\overline{\mathrm{A}}+\overline{\mathrm{B}}}
\end{aligned}
$$

Logic diagram of a half-adder using only 2 -input NOR gates.

## The Full Adder:

A Full-adder is a combinational circuit that adds two bits and a carry and outputs a sum bit and a carry bit. To add two binary numbers, each having two or more bits, the LSBs can be added by using a half-adder. The carry resulted from the addition of the LSBs is carried over to the next significant column and added to the two bits in that column. So, in the second and higher columns, the two data bits of that column and the carry bit generated from the addition in the previous column need to be added.

The full-adder adds the bits A and B and the carry from the previous column called the carry-in $\mathrm{C}_{\mathrm{in}}$ and outputs the sum bit S and the carry bit called the carry-out $\mathrm{C}_{\text {out }}$. The variable S gives the value of the least significant bit of the sum. The variable $\mathrm{C}_{\text {out }}$ gives the output carry.The
eight rows under the input variables designate all possible combinations of 1 s and 0 s that these variables may have. The 1 s and 0 s for the output variables are determined from the arithmetic sum of the input bits. When all the bits are 0 s , the output is 0 . The S output is equal to 1 when only 1 input is equal to 1 or when all the inputs are equal to 1 . The $\mathrm{C}_{\text {out }}$ has a carry of 1 if two or three inputs are equal to 1 .

(a) Truth table


Full-adder.

From the truth table, a circuit that will produce the correct sum and carry bits in response to every possible combination of $A, B$ and $C_{i n}$ is described by

$$
\begin{aligned}
& S=\overline{A B} \bar{C}_{\text {in }}+A \overline{B C}_{\text {in }}+A B C_{\text {in }}+\bar{A} B C_{\text {in }} \\
& C_{\text {out }}=A B C_{\text {in }}+A B C_{\text {in }}+A B C_{\text {in }}+A B C_{\text {in }}
\end{aligned}
$$

and

$$
\begin{aligned}
& S=A \oplus B \oplus C_{i n} \\
& C_{o u t}=A C_{i n}+B C_{i n}+A B
\end{aligned}
$$

The sum term of the full-adder is the $\mathrm{X}-\mathrm{OR}$ of $\mathrm{A}, \mathrm{B}$, and $\mathrm{C}_{\mathrm{in}}$, i.e, the sum bit the modulo sum of the data bits in that column and the carry from the previous column. The logic diagram of the full-adder using two X-OR gates and two AND gates (i.e, Two half adders) and one OR gate is


Logic diagram of a full-adder using two half-adders.
The block diagram of a full-adder using two half-adders is


Even though a full-adder can be constructed using two half-adders, the disadvantage is that the bits must propagate through several gates in accession, which makes the total propagation delay greater than that of the full-adder circuit using AOI logic.

The Full-adder neither can also be realized using universal logic, i.e., either only NAND gates or only NOR gates as

$$
\mathbf{A} \oplus \mathbf{B}=\overline{\overline{\mathbf{A} \cdot \overline{\mathbf{A B}} \cdot \overline{\mathbf{B} \cdot \overline{\mathbf{A B}}}}}
$$

Then

$$
S=A \oplus B \oplus C_{i n}=\overline{\overline{(A \oplus B) \cdot \overline{(A \oplus B) C_{i n}}} \cdot \overline{C_{i n} \cdot \overline{(A \oplus B) C_{i n}}}}
$$

NAND Logic:

$$
C_{\text {out }}=C_{i n}(A \oplus B)+A B=\overline{\overline{C_{i n}(A \oplus B)} \cdot \overline{A B}}
$$



Sum and carry bits of a full-adder using AOI logic.


NOR Logic:

$$
\mathrm{A} \oplus \mathrm{~B}=\overline{\overline{(\mathbf{A}+\mathrm{B})}+\overline{\overline{\mathrm{A}}+\overline{\mathrm{B}}}}
$$

Then

$$
\begin{aligned}
S & =A \oplus B \oplus C_{i n}=\overline{\left.\overline{(A \oplus B})+C_{i n}+\overline{(A \oplus B}\right)+\bar{C}_{i n}} \\
C_{\text {out }} & =A B+C_{i n}(A \oplus B)=\overline{\bar{A}+\bar{B}}+\overline{\bar{C}}_{i n}+\overline{A \oplus B}
\end{aligned}
$$



## Subtractors:

The subtraction of two binary numbers may be accomplished by taking the complement of the subtrahend and adding it to the minuend. By this, the subtraction operation becomes an addition operation and instead of having a separate circuit for subtraction, the adder itself can be used to perform subtraction. This results in reduction of hardware. In subtraction, each subtrahend bit of the number is subtracted from its corresponding significant minuend bit to form a difference bit. If the minuend bit is smaller than the subtrahend bit, a 1 is borrowed from the next significant position., that has been borrowed must be conveyed to the next higher pair of bits by means of a signal coming out (output) of a given stage and going into (input) the next higher stage.

## The Half-Subtractor:

A Half-subtractor is a combinational circuit that subtracts one bit from the other and produces the difference. It also has an output to specify if a 1 has been borrowed. . It is used to subtract the LSB of the subtrahend from the LSB of the minuend when one binary number is subtracted from the other.

A Half-subtractor is a combinational circuit with two inputs A and B and two outputs $d$ and $b$. d indicates the difference and $b$ is the output signal generated that informs the next stage that a 1 has been borrowed. When a bit B is subtracted from another bit A , a difference bit (d) and a borrow bit (b) result according to the rules given as


(b) Block diagrarn

The output borrow $b$ is a 0 as long as $A \geq B$. It is a 1 for $A=0$ and $B=1$. The $d$ output is the result of the arithmetic operation $2 \mathrm{~b}+\mathrm{A}-\mathrm{B}$.

A circuit that produces the correct difference and borrow bits in response to every possible combination of the two 1-bit numbers is , therefore ,

$$
\mathrm{d}=\mathrm{A} B+A \mathrm{~A} \oplus \mathrm{~B} \text { and } \mathrm{b}=A \mathrm{~B}
$$

That is, the difference bit is obtained by X-OR ing the two inputs, and the borrow bit is obtained by ANDing the complement of the minuend with the subtrahend.Note that logic for this exactly the same as the logic for output S in the half-adder.


Logic diagrams of a half-subtractor.

A half-substractor can also be realized using universal logic either using only NAND gates or using NOR gates as:

NAND Logic:

$$
\begin{aligned}
& \mathbf{d}=\mathbf{A} \oplus \mathbf{B}=\overline{\overline{\mathbf{A} \cdot \overline{\mathbf{A B}} \cdot \overline{\mathbf{B} \cdot \overline{\mathbf{A B}}}}} \\
& \mathbf{b}=\overline{\mathbf{A} B}=\mathbf{B}(\overline{\mathbf{A}}+\overline{\mathbf{B}})=\mathbf{B}(\overline{\mathbf{A B}})=\overline{\mathbf{B} \cdot \overline{\mathbf{A B}}}
\end{aligned}
$$



Logic diagram of a half-subtractor using only 2 -input NAND gates.

NOR Logic:

$$
\begin{aligned}
d & =A \oplus B=A \bar{B}+\bar{A} B=A \bar{B}+B \bar{B}+\bar{A} B+A \bar{A} \\
& =\bar{B}(A+B)+\bar{A}(A+B)=\overline{B+\overline{A+B}+\overline{A+\bar{A}+B}} \\
d & =\bar{A} B=\bar{A}(A+B)=\overline{\bar{A}(A+B)}=\overline{A+(\overline{A+B})}
\end{aligned}
$$



Logic diagram of a half-subtractor using only 2 -input NOR gates.

## The Full-Subtractor:

The half-subtractor can be only for LSB subtraction. IF there is a borrow during the subtraction of the LSBs, it affects the subtraction in the next higher column; the subtrahend bit is subtracted from the minuend bit, considering the borrow from that column used for the subtraction in the preceding column. Such a subtraction is performed by a full-subtractor. It subtracts one bit (B) from another bit (A), when already there is a borrow $b_{i}$ from this column for the subtraction in the preceding column, and outputs the difference bit (d) and the borrow bit(b) required from the next $d$ and $b$. The two outputs present the difference and output borrow. The 1 s and 0 s for the output variables are determined from the subtraction of A-B- $\mathrm{b}_{\mathrm{i}}$.

(a) Truth table

(b) Block diagram

Full-subtractor.

From the truth table, a circuit that will produce the correct difference and borrow bits in response to every possiblecombinations of $\mathrm{A}, \mathrm{B}$ and $\mathrm{b}_{\mathrm{i}}$ is

$$
\begin{aligned}
d & =\bar{A} \bar{B} b_{i}+\bar{A} B \bar{b}_{i}+A \bar{B} \bar{b}_{i}+A B b_{i} \\
& =b_{i}(A B+\bar{A} \bar{B})+\bar{b}_{i}(A \bar{B}+\bar{A} B) \\
& =b_{i}(\bar{A} \oplus B)+\bar{b}_{i}(A \oplus B)=A \oplus B \oplus b_{i}
\end{aligned}
$$

and

$$
\begin{aligned}
b & =\bar{A} \bar{B} b_{i}+\bar{A} B \bar{b}_{i}+\bar{A} B b_{i}+A B b_{i}=\bar{A} B\left(b_{i}+\bar{b}_{i}\right)+(A B+\bar{A} \bar{B}) b_{i} \\
& =\bar{A} B+(\bar{A} \oplus B) b_{i}
\end{aligned}
$$

A full-subtractor can be realized using X-OR gates and AOI gates as


The full subtractor can also be realized using universal logic either using only NAND gates or using NOR gates as:

NAND Logic:

$$
\left.\begin{array}{rl}
d & =A \oplus B \oplus b_{i}=\overline{\overline{(A \oplus B} \oplus \oplus b_{i}}
\end{array}=\overline{\overline{(A \oplus B}) \overline{(A \oplus B) b_{i}}} \cdot \overline{b_{i}\left(\overline{A \oplus B} \oplus b_{i}\right.}\right) ~(\overline{\bar{A} \cdot})
$$



Logic diagram of a full-subtractor using only 2 -input NAND gates.
NOR Logic:

$$
\begin{aligned}
d & =A \oplus B \oplus b_{i}=\overline{\overline{(A \oplus B}) \oplus b_{i}} \\
& =\overline{(A \oplus B) b_{i}+(\overline{A \oplus B}) \bar{b}_{i}} \\
& =\overline{\left[(A \oplus B)+(\overline{A \oplus B}) \bar{b}_{i}\right]\left[b_{i}+(\overline{A \oplus B}) \bar{b}_{i}\right]} \\
& =\overline{(A \oplus B)+\overline{(A \oplus B})+b_{i}}+\overline{\left.b_{i}+\overline{(A \oplus B}\right)+b_{i}} \\
& =\overline{\overline{\overline{(A \oplus B})+\overline{(A \oplus B})+b_{i}}}+\overline{\left.b_{i}+\overline{(A \oplus B}\right)+b_{i}} \\
b & =\overline{A B+b_{i}(\overline{A \oplus B})} \\
& =\bar{A}(A+B)+(\overline{A \oplus B})\left[(A \oplus B)+b_{i}\right] \\
& =\overline{\overline{\overline{A+(\overline{A+B}})}+\overline{(A \oplus B)+\overline{(A \oplus B})+b_{i}}}
\end{aligned}
$$

