## COMBINATIONAL CIRCUITS

(51.03

## Combinational logic circuits

- Combinational circuits are defined as the time independent circuits which do not depends upon previous inputs to generate any output are termed as combinational circuits. Sequential circuits are those which are dependent on clock cycles and depends on present as well as past inputs to generate any output.
- Examples - Encoder, Decoder, Multiplexer, Demultiplexer


## Combinational Circuit -

1.In this output depends only upon present input.
2.Speed is fast.
3.It is designed easy.
4.There is no feedback between input and output.
5.This is time independent.
6. Elementary building blocks: Logic gates
7.Used for arithmetic as well as boolean operations.
8. Combinational circuits don't have capability to store any state.
9. As combinational circuits don't have clock, they don't require triggering.
10.These circuits do not have any memory element.
11.It is easy to use and handle.

## Block Diagram -



Figure: Combinational Circuits

## HALF ADDER

- Half adder is the simplest of all adder circuits. Half adder is a combinational arithmetic circuit that adds two numbers and produces a sum bit (s) and carry bit (c) both as output. The addition of 2 bits is done using a combination circuit called a Half adder. The input variables are augend and addend bits and output variables are sum \& carry bits. $A$ and $B$ are the two input bits.
- let us consider two input bits $A$ and $B$, then sum bit (s) is the $X-O R$ of $A$ and $B$. it is evident from the function of a half adder that it requires one $X-O R$ gate and one AND gate for its construction


## Truth Table:

Here we perform two operations Sum and Carry, thus we need two K-maps one for each to derive the expression.

| A | B | Sum | Carry |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |



## Sum = A XOR B



## Carry = A AND B



## FULLADDER

- Full Adder is the adder that adds three inputs and produces two outputs. The first two inputs are $A$ and $B$ and the third input is an input carry as C-IN. The output carry is designated as C-OUT and the normal output is designated as S which is SUM. A full adder logic is designed in such a manner that can take eight inputs together to create a byte-wide adder and cascade the carry bit from one adder to another. we use a full adder because when a carry-in bit is available, another 1-bit adder must be used since a 1-bit half-adder does not take a carry-in bit. A 1-bit full adder adds three operands and generates 2-bit results.


Full Adder Truth Table:

| Imputs |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: |
| A | B | C-IN | Sum | C-Out |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |

Logical Expression for SUM: $=A^{\prime} B^{\prime} C-I N+A^{\prime} B C-I N^{\prime}+A B^{\prime}$ $C-I N^{\prime}+A B C-I N=C-I N\left(A^{\prime} B^{\prime}+A B\right)+C-I N^{\prime}\left(A^{\prime} B+A B^{\prime}\right)=C-$ IN XOR (A XOR B) $=(1,2,4,7)$
Logical Expression for C-OUT: $=A^{\prime} B$ C-IN $+A B^{\prime} C-I N+A B C-$
$I N^{\prime}+A B C-I N=A B+B C-I N+A C-I N=(3,5,6,7)$
Another form in which C-OUT can be implemented: = AB+ $A C-I N+B C-I N\left(A+A^{\prime}\right)=A B C-I N+A B+A C-I N+A^{\prime} B C-I N=$ $A B(1+C-I N)+A C-I N+A^{\prime} B C-I N=A B+A C-I N+A^{\prime} B C-I N=$ $A B+A C-I N\left(B+B^{\prime}\right)+A^{\prime} B C-I N=A B C-I N+A B+A B^{\prime} C-I N+$ $A^{\prime} B C-I N=A B(C-I N+1)+A B^{\prime} C-I N+A^{\prime} B C-I N=A B+A B^{\prime}$ $C-I N+A^{\prime} B C-I N=A B+C-I N\left(A^{\prime} B+A B^{\prime}\right)$
Therefore COUT $=A B+C-I N(A E X-O R B)$


Full Adder logic circuit

## Implementation of Full Adder using Half Adders:

2 Half Adders and an OR gate is required to implement a Full Adder.


## HALF SUBTRACTOR

- Half Subtractor(HS): Half subtractor is a combination circuit with two inputs and two outputs which is difference and borrow.
- It produces the difference between the two binary bits at the input and also produces an output (Borrow) to indicate if a 1 has been borrowed. In the subtraction $(A-B), A$ is called a Minuend bit and $B$ is called as Subtrahend bit.


Half Subtractor

## Truth table

Diff $=A^{\prime} B+A B^{\prime}$
Borrow $=A^{\prime} B$


## Logical Expression

Difference $=A$ XOR B
Borrow $=A^{\prime} B$


## FULLSUBTRACTOR

- A full subtractor is a combinational circuit that performs subtraction of two bits, one is minuend and other is subtrahend, taking into account borrow of the previous adjacent lower minuend bit. This circuit has three inputs and two outputs. The three inputs A, B and Bin, denote the minuend, subtrahend, and previous borrow, respectively. The two outputs, D and Bout represent the difference and output borrow, respectively. Although subtraction is usually achieved by adding the complement of subtrahend to the minuend, it is of academic interest to work out the Truth Table and logic realisation of a full subtractor; x is the minuend; y is the subtrahend; z is the input borrow; D is the difference; and B denotes the output borrow. The corresponding maps for logic functions for outputs of the full subtractor namely difference and borrow.



## Truth Table -

| INPUT |  |  | OUTPUT |  |
| :---: | :---: | :---: | :---: | :---: |
| A | B | Bin | D | Bout |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 |

From above table we can draw the K-Map as shown for "difference" and "borrow".


## Logical expression for difference -

```
D = A'B'Bin + A'BBin' +AB'Bin' + ABBin
    = Bin(A'B'}+AB)+\mp@subsup{B}{}{\prime}\mp@subsup{n}{}{\prime}(A\mp@subsup{B}{}{\prime}+\mp@subsup{A}{}{\prime}B
    = Bin(A XNOR B) + Bin'(A XOR B)
    = Bin (A XOR B)' + Bin'(A XOR B)
    = Bin XOR (A XOR B)
    = (A XOR B) XOR Bin
```

Logical expression for borrow -

$$
\begin{aligned}
& \text { Bout }=A^{\prime} B^{\prime} B i n+A^{\prime} B B_{i n}^{\prime}+A^{\prime} B B i n+A B B i n \\
& =A^{\prime} B^{\prime} B i n+A^{\prime} B B_{i n}^{\prime}+A^{\prime} B B i n+A^{\prime} B B i n+A^{\prime} B B i n+A B B i n \\
& =A^{\prime} B i n\left(B+B^{\prime}\right)+A^{\prime} B\left(B i n+\operatorname{Bin}^{\prime}\right)+B B i n\left(A+A^{\prime}\right) \\
& =A^{\prime} B i n+A^{\prime} B+B B i n
\end{aligned}
$$

## Logic Circuit for Full Subtractor -



Implementation of Full Subtractor using Half Subtractors - 2 Half Subtractors and an OR gate is required to implement a Full Subtractor.


