## Lecture of Module 1

Introduction

## Overview

- Computer Architecture
- Commuter Organization
- Structure and Function
- Functional units
- Basic Operational Concept
- Registers
- Bus Interconnection
- Bus Structure
- Harvard Architecture
- Von Neumann Architecture
- IAS Architecture


## What is a Computer?



A computer is an Electronic device that can be programmed to process information, date etc. to yield meaningful results.


## Computer Architecture

## Computer Organization




## Structure and Function



- Structure
- The way in which components relate to each other
- Function
- The operation of individual components as part of the structure
- Hierarchical system
- Set of interrelated subsystems
- Hierarchical nature of complex systems is essential to both their design and their description
- Designer need only deal with a particular level of the system at a time
- Concerned with structure and function at each level
- Structure
- The way in which components relate to each other
- Function
- The operation of individual components as part of the structure


## Function

- There are four basic functions that a computer can perform:
- Data processing
- Data may take a wide variety of forms and the range of processing requirements is broad
- Data storage
- Short-term
- Long-term
- Data movement
- Input-output (I/O) - when data are received from or delivered to a device (peripheral) that is directly connected to the computer
- Data communications - when data are moved over longer distances, to or from a remote device
- Control
- A control unit manages the computer's resources and cares the performance of its functional parts in response to instructions


## Structure



## There are four main structural functional units of the computer:

+CPU - controls the operation of the computer and performs its data processing functions

+ Main Memory - stores data
$\downarrow$ I/O - moves data between the computer and its external environment
+ System Interconnection - some mechanism that provides for communication among CPU, main memory, and I/O


## CPU

## Major structural

 components:- Control Unit
- Controls the operation of the CPU and hence the computer
- Arithmetic and Logic Unit (ALU)
- Performs the computer's data processing function
- Registers
- Provide storage internal to the CPU
- CPU Interconnection
- Some mechanism that provides for communication among the control unit, ALU, and registers


## Basic Operational Concept

Main Memory


## Registers

| Memory buffer <br> register (MBR) | - Contains a word to be stored in memory or sent to <br> the I/O unit <br> - Or is used to receive a word from memory or from <br> the I/O unit |
| :--- | :--- |
| Memory address <br> register (MAR) | - Specifies the address in memory of the word <br> to be written from or read into the MBR |
| Instruction register |  |
| (IR) | - Contains the current opcode of the |
| instruction being executed |  |

## Other Registers

- Stack Pointer (SP): It is a memory pointer. It points to a memory location called STACK. The beginning of the Stack is defined by loading the starting address to the Stack pointer.
- Base Register: It stores the base address of the memory. Any address of any data is calculated logically after finding the address which is in the base register
- Temporary Register (TR): Holds temporary data during processing.
- Flag Register(FR): Shows the status of the system during processing. It is affected by ALU operations. It consists of different Flag bits.

|  |  |  | OF | DF | IF | TF | SF | ZF | AC | PF | CF |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Flag Register

- CF: If there is a carry then flag bit is set, otherwise reset.
- PF: If even numbers 1's in the result then flag is set, otherwise reset.
- AC: If carry is generated from D3 during operation and passes to D4 then set, otherwise reset.
- ZF: If the result is zero then flag is set, otherwise reset.
- SF: If D7 is 1 then flag is set, otherwise reset (Signed number).
- TF: Trap is a non-maskable interrupt. When non-maskable interrupt is generated then flag is set.
- IF: If any interrupt is generated then flag is set.
- DF: When memory is accessed from lower location to higher location the flag is set. When memory is accessed from higher location to lower location the flag is reset.
- OF: When any overflow takes place during arithmetic or logical operations in Register, Stack, Queue, Array etc. then flag is set showing the overflow condition of the current operation.


## Bus Interconnection

- If a computer is to achieve a reasonable speed of operation, it must be organized so that all units can handle one full word of data at a given time.
- When a word of data is transferred between units, all its bits are transmitted in parallel.
- This requires a considerable number of wires (lines) to establish the necessary connections.
- BUS: A collection of wires that connects several devices to carry the information to or from different units of the system is called as BUS.

Three types Bus

- Data Bus
- Address Bus
- Control Bus


## The interconnection structure must support the following types of transfers:

| $\begin{aligned} & \text { Memory } \\ & \text { to } \\ & \text { processor } \end{aligned}$ | Processor to memory | I/O to processor | Processor to I/O | I/O to or from memory |
| :---: | :---: | :---: | :---: | :---: |
| Processor reads an instruction or a unit of dato from memory | Processor wites a unit of data to memory | Processor reads data from on I/O device via an I/O module | Processor sends dafa to the $\mathrm{I} / \mathrm{O}$ the I/O device | An I/O module is allowed to exchange data directly with memory without going through the processor using direct memory access |



## Data Bus



- Data lines that provide a path for moving data among system modules
- Number of wires depends on type of data transfer and word length
- May consist of $32,64,128$, or more separate lines for parallel communication
- One line is required for serial communication
- The number of lines is referred to as the width of the data bus
- The number of lines determines how many bits can be transferred at a time (word length)
- The width of the data bus is a key factor in determining overall system performance
- Direction is Bidirectional


## Address Bus



- Used to designate the source or destination of the data
- If the processor wishes to read or write a word of data from or to memory it puts the address of the desired word on the address lines
- Width determines the maximum possible memory capacity of the system
- Also used to address I/O ports
- Used to select a I/O port
- Direction is unidirectional


## Control Bus



- All the functions of the system must be synchronized and controlled
- This is the function of control unit which provides control signals through buses
- Used to control the access and the use of the data and address lines
- Because the data and address lines are shared by all components there must be a means of controlling their use
- Control signals transmit both command and timing information among system modules
- Timing signals indicate the validity of data and address information
- Command signals specify operations to be performed
- Each line of the bus indicates a particular control signal
- A particular control line may be unidirectional or bidirectional but collectively as a bus no concept of direction


## Bus Structure

- According to the connection mechanism of different functional units the Bus structures are of two types Single Bus structure

Multi-Bus structure

## Single Bus structure:

- All units are connected to single I/O bus
- At any given time two units can actively use the bus
- Bus control is used to arbitrate multiple requests for use of bus
- Flexibility for attaching peripheral devices
- Low hardware complexity
- Low cost
- But, slower data transfer


## Single Bus structure



Bus Interconnection Scheme

## Multi Bus structure:



- It is a simplest Multi bus (two bus) computer
- The processor interacts with memory through memory bus
- Input and output functions are handled over an I/O bus
- Data passes to memory for processing through the processor
- I/O transfers are usually under direct control of the processor
- Processor initiates the transfer and monitors their progress until completion
- In this architecture the processor sit ideally after initiating the I/O operations till completion
- Wastage of CPU time which degrades the performance
- So, another multi bus architecture has been developed to enhance the performance of the system

- It is another Multi bus (two bus) architecture
- Here, the position of memory and processor interchanged
- I/O transfers are performed directly to or from memory
- But, memory can not control the I/O transfer
- So, a control circuitry as part of the I/O equipment is necessary
- That control circuitry is a special purpose processor called as Peripheral Processor or Secondary Processor or I/O Channel which controls the I/O transfer
- The main processor initiates I/O transfer by passing required information to the I/O channel
- The I/O channel then takes over and controls the actual transfer of data
- During I/O operations now the main processor is free and it can perform other CPU operations
- So, the performance enhanced


## Design of practical Computer

Two proposed architectural design
Harvard Architecture
Von Neumann Architecture

## Harvard Architecture

- Separate data and instruction memories



## Von Neumann Architecture

- Contemporary computer designs are based on concepts developed by John Von Neumann at the Institute for Advanced Studies, Princeton
- Referred to as the Von Neumann Architecture and is based on three key concepts:
- Stored Program Architecture: Data and instructions are stored in a single readwrite memory
- The contents of this memory are addressable by location, without regard to the type of data contained there
- Execution occurs in a sequential fashion (unless explicitly modified) from one instruction to the next
- Example is IAS Computer developed by John Von Neumann and group at the Institute for Advanced Studies, Princeton



## IAS Computer

- IAS computer
- Fundamental design approach was the stored program concept
- Attributed to the mathematician John von Neumann
- First publication of the idea was in 1945
- Design began at the Institute for Advanced Studies, Princeton
- Completed in 1952
- Prototype of all subsequent general-purpose computers

Central processing umit (CPU)


## IAS Instruction format


(b) Instruction word

## Registers



$\mathrm{MC}(\mathrm{X})=$ conitents of memory location whose address is X
(iij) $=$ bits i through $j$



## Motherboard with Two Intel Quad-Core Xeon Processors



## Computer Arithmetic

## Overview

- Arithmetic Operations
- Binary Arithmetic
- Signed Binary Numbers
- Decimal Arithmetic operation
- Floating point representation
- Floating point Arithmetic
- General Multiplication
- Booth Multiplication
- Array Multiplier
- Division


## Arithmetic \& Logic Unit (ALU)

- Part of the computer that actually performs arithmetic and logical operations on data
- All of the other elements of the computer system are there mainly to bring data into the ALU for it to process and then to take the results back out
- Based on the use of simple digital logic devices that can store binary digits and perform simple Boolean logic operations


ALU Inputs and Outputs

## Arithmetic Operations

## Addition

- Follow same rules as in decimal addition, with the difference that when sum is 2 indicates a carry (not a 10)
- Learn new carry rules
- $0+0=$ sum 0 carry 0

| Carry | 1 | 1 | 1 | 1 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Augend | 0 | 0 | 1 | 0 | 0 | 1 |
| Addend | 0 | 1 | 1 | 1 | 1 | 1 |
| Result | 1 | 0 | 1 | 0 | 0 | 0 |

- $0+1=1+0=$ sum 1 carry 0
- $1+1$ = sum 0 carry 1

111


- $1+1+1$ = sum 1carry 1

$$
\begin{array}{r}
+1011 \\
\hline 10000
\end{array}
$$

## Subtraction

- Learn new borrow rules
- $0-0=1-1=0$ borrow 0
- $1-0=1$ borrow 0
- $0-1=1$ borrow 1

The rules of the decimal base applies to binary

$$
\begin{array}{r}
12 \\
0202 \\
1010 \\
-0111 \\
\hline 0011
\end{array}
$$ as well. To be able to calculate $0-1$, we have to "borrow one" from the next left digit.

## Binary Subtraction

- 1's Complement Method
- 2's Complement Method

$$
\begin{array}{r}
1010100 \\
+0111011 \\
\hline
\end{array}
$$

1's Complement Method

Example: 1010100-1000100
1's complement of 1000100 is 0111011 If Carry, result is positive. Add carry to the partial result

Example: $1000100-1010100$
1's complement of 1010100 is 0101011


## Binary Subtraction

- 1's Complement Method
- 2's Complement Method

$$
1010100
$$

2's Complement Method

$$
+\underline{0111100}
$$

$$
10010000
$$

If Carry, result is positive.

$$
0010000
$$

Example: 1010100-1000100
2's complement of 1000100 is 0111100 Discard the carry

Example: $1000100-1010100$
2's complement of 1010100 is 0101100


## Signed Binary Numbers

- When a signed binary number is positive
- The MSB is ' 0 ' which is the sign bit and rest bits represents the magnitude
- When a signed binary number is negative
- The MSB is ' 1 ' which is the sign bit and rest of the bits may be represented by three different ways
* Signed magnitude representation
* Signed 1's complement representation
* Signed 2's complement representation


## Signed Binary Numbers

|  | $\underline{\mathbf{- 9}}$ | $\underline{\mathbf{+ 9}}$ |
| :--- | :---: | :---: |
| Signed magnitude representation | 11001 | 01001 |
| Signed 1's complement representation | 10110 | 01001 |
| Signed 2's complement representation | 10111 | 01001 |
|  | $\underline{\mathbf{- 0}}$ | $\underline{\mathbf{+ 0}}$ |
| Signed magnitude representation | 10000 | 00000 |
| Signed 1's complement representation | 11111 | 00000 |
| Signed 2's complement representation | -None- | 00000 |

## Range of Binary Number

## Binary Number of $\mathbf{n}$ bits

- General binary number: $\left(2^{n}-1\right)$
- Signed magnitude binary number: $-\left(2^{n-1}-1\right)$ to $+\left(2^{n-1}-1\right)$
- Signed 1's complement binary number: $-\left(2^{n-1}-1\right)$ to $+\left(2^{n-1}-1\right)$
- Signed 2 's complement binary number: $-\left(2^{n-1}\right)$ to $+\left(2^{n-1}-1\right)$


## Signed Binary Number Arithmetic

- Add or Subtract two signed binary number including its sign bit either signed 1's complement method or signed 2's complement method
- The 1's complement and 2's complement rules of general binary number is applicable to this
- It is important to decide how many bits we will use to represent the number
- Example: Representing +5 and -5 on 8 bits:
- +5: 00000101
- -5: 10000101
- So, the very first step we have to decide on the number of bits to represent number


## Decimal Subtraction

- 9's Complement Method
- 10's Complement Method

72532
9's Complement Method

$$
\begin{array}{r}
+96749 \\
\hline
\end{array}
$$

Example: 72532-3250
9's complement of 03250 is
$99999-03250=96749$
If Carry, result is positive. $\begin{array}{r}169281 \\ \begin{array}{r}6 \\ +1\end{array} \\ \hline 69282\end{array}$ Add carry to the partial result

Example: 3250-72532
9's complement of 72532 is
$99999-72532=27467$


## Decimal Subtraction

- 9's Complement Method
- 10's Complement Method

72532


Example: 3250-72532
10's complement of 72532 is
$100000-72532=27468$


## BCD Addition Rules

## BCD addition

Add two numbers as same as binary addition
Case 1: If the result is less than or equals to 9 and carry is zero then it is valid BCD.
Case 2: If result is greater than 9 and carry is zero then add 6 in four bit combination.
Case 3: If result is less than or equals to 9 but carry is 1 then add 6 in four bit combination.


## Comparing Binary and BCD Sums

| Binary Sum |  |  |  |  |  | BCD Sum |  |  |  |  | Decimal |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| K | $\mathrm{Z}_{8}$ | $\mathbf{Z}_{4}$ | $\mathrm{Z}_{2}$ | $\mathrm{Z}_{1}$ |  | C | $\mathrm{S}_{8}$ | $\mathrm{S}_{4}$ | $\mathrm{S}_{2}$ | $\mathrm{S}_{1}$ |  |
| 0 | 0 | 0 | 0 | 0 | $\begin{gathered} \mathrm{S} \\ \mathrm{~A} \\ \mathrm{M} \\ \mathrm{E} \\ \mathrm{C} \\ \mathrm{O} \\ \mathrm{D} \\ \mathrm{E} \end{gathered}$ | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 1 |  | 0 | 0 | 0 | 0 | 1 | 1 |
| O | O | O | 1 | O |  | O | 0 | O | 1 | O | 2 |
| - | - | - | - | - |  | - | - | - | - | - | - |
| - | - | - | - | - |  | - | - | - | - | - | $\cdot$ |
| - | - | - | - | - |  | - | - | - | - | - | - |
| . | . | . | . | . |  | . | . | . | . | . | . |
| 0 | 1 | O | 0 | O |  | 0 | 1 | O | 0 | O | 8 |
| O | 1 | O | 0 | 1 |  | O | 1 | 0 | 0 | 1 | 9 |
| 10 to 19 Binary and BCD codes are not the same |  |  |  |  |  |  |  |  |  |  |  |
| 0 | 1 | O | 1 | O |  | 1 | 0 | 0 | 0 | 0 | 10 |
| 0 | 1 | 0 | 1 | 1 |  | 1 | 0 | 0 | 0 | 1 | 11 |
| O | 1 | 1 | 0 | O |  | 1 | 0 | O | 1 | 0 | 12 |
| O | 1 | 1 | 0 | 1 |  | 1 | 0 | 0 | 1 | 1 | 13 |
| O | 1 | 1 | 1 | O |  | 1 | 0 | 1 | 0 | 0 | 14 |
| 0 | 1 | 1 | 1 | 1 |  | 1 | 0 | 1 | 0 | 1 | 15 |
| 1 | 0 | 0 | 0 | O |  | 1 | 0 | 1 | 1 | 0 | 16 |
| 1 | 0 | 0 | 0 | 1 |  | 1 | 0 | 1 | 1 | 1 | 17 |
| 1 | 0 | 0 | 1 | O |  | 1 | 1 | 0 | 0 | 0 | 18 |
| 1 | 0 | 0 | 1 | 1 |  | 1 | 1 | 0 | 0 | 1 | 19 |

## BCD Adder

- In the previous table Decimal sum from 0 to 9 , the Binary sum same as $B C D$ sum. So, no conversion is needed.
- Apply correction if the Decimal sum is between 10-19.
*The correction is needed (Decimal sum 16-19)when the binary sum has an output carry $K=1$
*The correction is needed (Decimal sum 10-15) when $Z_{8}=1$ and either $Z_{4}=1$ or $Z_{2}=\mathbf{1}$.
- So, the condition for a correction and an output carry can be expressed by the Boolean function:

$$
C=K+Z_{8} Z_{4}+Z_{8} Z_{2}
$$

- When $\boldsymbol{C}=\mathbf{1}$, it is necessary to add 0110 to the binary sum to get BCD sum and provide an output carry for the next stage.



## Cascading of BCD Adders



## BCD Subtraction Rules

Let two BCD numbers are $A$ and $B$.
$B$ to be subtracted from A.

## RULES:

- Add 9's Complement of B to A
- If result $>9$, Correct by adding 0110
- If carry is generated at most significant position then the result is positive and the End around carry must be added
- If carry is not generated at most significant position then the result is negative and the result is 9 's complement of original result

| BCD number <br> (d) | Binary equivalent of BCD number |  |  |  | $\begin{aligned} & 9 \text { 's complement } \\ & \text { of BCD } \\ & (9-\mathrm{d}) \end{aligned}$ | Binary equivalent of 9's complement number$C_{3} \quad C_{2} C_{1} \quad C_{0}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 9 | 1 | 0 | 0 | 1 |
| 1 | 0 | 0 | 0 | 1 | 8 | 1 | 0 | 0 | 0 |
| 2 | 0 | 0 | 1 | 0 | 7 | 0 | 1 | 1 | 1 |
| 3 | 0 | 0 | 1 | 1 | 6 | 0 | 1 | 1 | 0 |
| 4 | 0 | 1 | 0 | 0 | 5 | 0 | 1 | 0 | 1 |
| 5 | 0 | 1 | 0 | 1 | 4 | 0 | 1 | 0 | 0 |
| 6 | 0 | 1 | 1 | 0 | 3 | 0 | 0 | 1 | 1 |
| 7 | 0 | 1 | 1 | 1 | 2 | 0 | 0 | 1 | 0 |
| 8 |  | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| 9 |  | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |

## Example

## Regular Subtraction

(a)

$$
\frac{-2}{6}
$$

(b) $\begin{array}{r}28 \\ -13 \\ \hline 15\end{array}$
(b) $\begin{array}{r}28 \\ -13 \\ \hline 15\end{array}$

$$
18
$$

$$
\frac{-24}{-6}
$$

## 9's Complement Subtraction



$$
\begin{array}{r}
28 \\
+\begin{array}{r}
86 \\
+14 \\
+\frac{1}{15}
\end{array} \text { Add carry to the result } \\
\hline+13
\end{array}
$$

8


18 (No carry indicates that the answer is negative and in complement form)
E.G. $8-3=8+\left[9^{\circ}\right.$ s COMP.OF 3]

(b) $3-8=-5$

0011
0001
0100
NOCARRY $\rightarrow>$ NEGATIVE
9's COMIP. OF O1OO = $0101=-5$
(c) $87-39>87+\left[9^{\prime}\right.$ S COMP OF 39]


## 9's Complement Circuit

- 9 'complement of 2 is 7
- Binary equivalent of 2 is 0010
- 1's complement of 0010 is 1101
- Then, 1101

$$
+1010
$$

$$
=0111 \text { which is Binary equivalent of } 7
$$

- If carry discard it.
- 9'complement of 3 is 6
- Binary equivalent of 3 is 0011
- 1's complement of 0011 is 1100
- Then, 1100

$$
\frac{+1010}{=0110} \text { which is Binary equivalent of } 6
$$

- If carry discard it.


## BCD Subtractor Circuit

## RULES:

- Add 9's Complement of B to A
- If result > 9, Correct by adding 0110
- If carry is generated at most significant position then the result is positive and the End around carry must be added
- If carry is not generated at most significant position then the result is negative and the result is 9's complement of original result



## Floating Point Number

- Floating point number can be represented as

$$
\mathrm{m} \times \mathrm{r}^{\mathrm{e}}
$$

- m is mantissa, e is exponent and r is radix
- Let the decimal number is 6132.789 , which can be represented as $0.6132789 \times 10^{4}$
- Let the binary number is 1001.110 , which can be represented as $0.1001110 \times 2^{4}$ or can be represented as $1.001110 \times 2^{3}$


## Floating Point Arithmetic

## - Addition/Subtraction

- Align the radix point first to make the exponent equal before addition or subtraction
- Add or Subtract mantissa
- Normalize the result by adjusting the exponent
- $\left(A \times E^{n}\right) \pm\left(B \times E^{n}\right)=(A \pm B) E^{n}$


## - Multiplication

- $\left(A \times E^{m}\right) \times\left(B \times E^{n}\right)=(A \times B) E^{m+n}$
$\rightarrow$ Division
- $\left(\mathrm{A} \times \mathrm{E}^{\mathrm{m}}\right) \div\left(\mathrm{B} \times \mathrm{E}^{\mathrm{n}}\right)=(\mathrm{A} \div \mathrm{B}) \mathrm{E}^{\mathrm{m}-\mathrm{n}}$


## Addition (Decimal FP)

- Consider a 4-digit decimal example
$-9.999 \times 10^{1}+1.610 \times 10^{-1}$
- 1. Align decimal points
- Adjust exponent
$-9.999 \times 10^{1}+0.016 \times 10^{1}$
- 2. Add mantissa
$-9.999 \times 10^{1}+0.016 \times 10^{1}=10.015 \times 10^{1}$
- 3. Normalize result \& check for over/underflow
- $1.0015 \times 10^{2}$
- 4. Round and renormalize if necessary
- $1.002 \times 10^{2}$


## Addition (Binary FP)

- Now consider a 4-digit binary example
$-1.000_{2} \times 2^{-1}+-1.110_{2} \times 2^{-2}(0.5+-0.4375)$
- 1. Align binary points
- Adjust exponent
$-1.000_{2} \times 2^{-1}+-0.111_{2} \times 2^{-1}$
- 2. Add mantissa
$-1.000_{2} \times 2^{-1}+-0.111_{2} \times 2^{-1}=0.001_{2} \times 2^{-1}$
- 3. Normalize result \& check for over/underflow
- $1.000_{2} \times 2^{-4}$
- 4. Round and renormalize if necessary
$-1.000_{2} \times 2^{-4}($ no change $)=0.0625$


## Multiplication (Decimal FP)

- Consider a 4-digit decimal example
- $1.110 \times 10^{10} \times 9.200 \times 10^{-5}$
- 1.Add exponents
- For biased exponents, subtract bias from sum
- New exponent $=10+-5=5$
- 2. Multiply mantissa
- $1.110 \times 9.200=10.212 \Rightarrow 10.212 \times 10^{5}$
- 3. Normalize result $\&$ check for over/underflow
- $1.0212 \times 10^{6}$
- 4. Round and renormalize if necessary
- $1.021 \times 10^{6}$
- 5. Determine sign of result from signs of operands

$$
-+1.021 \times 10^{6}
$$

## Multiplication (Binary FP)

- Now consider a 4 -digit binary example
$-1.000_{2} \times 2^{-1} \times-1.110_{2} \times 2^{-2}(0.5 \times-0.4375)$
- 1. Add exponents
- Unbiased: $-1+-2=-3$
- Biased: $(-1+-2+127)=-3+127$
- 2. Multiply mantissa
$-1.000_{2} \times 1.110_{2}=1.1102 \Rightarrow 1.110_{2} \times 2^{-3}$
- 3. Normalize result \& check for over/underflow
$-1.110_{2} \times 2^{-3}$
- 4. Round and renormalize if necessary
$-1.110_{2} \times 2^{-3}$ (no change)
- 5. Determine sign: + ve $\times-$ ve $=-v e$
$--1.110_{2} \times 2^{-3}=-0.21875$


## Floating Point Standard

- The IEEE Standard for Floating-Point (IEEE 754) is a technical standard for floating-point representation which was defined in 1985 by the Institute of Electrical and Electronics Engineers (IEEE).
- Developed in response to divergence of representations
- Portability issues for scientific code
- Now almost universally adopted
- Two representations
- Single precision (32-bit)
- Double precision (64-bit)


Single Precision
IEEE 754 Floating-Point Standard


Double Precision

- Normalize significand: $1.0 \leq \mid$ significand $\mid<2.0$
- Always has a leading pre-binary-point 1 bit, so no need to represent it explicitly (hidden bit)
- Significand is Fraction with the " 1. ." restored
- Exponent: excess representation: actual exponent + Bias
- Ensures exponent is unsigned
- Single precision: Bias = 127
- Double precision: Bias = 1023
- In the CPU, a 32-bit floating point number is represented using IEEE single precision standard format as follows: S | EXPONENT | MANTISSA
- where S is one bit, the EXPONENT is 8 bits, and the MANTISSA is 23 bits.
- The mantissa represents the leading significant bits in the number.
- The exponent is used to adjust the position of the binary point (like "decimal" point)
- The mantissa is said to be normalized when it is expressed as a value between 1 and 2. i.e., the mantissa would be in the form 1.xxxx.
- The leading integer of the binary representation is not stored. Since it is always a 1 , it can be easily restored
- The "S" bit is used as a sign bit and indicates whether the value represented is positive or negative
- 0 for positive, 1 for negative
- If a number is smaller than 1 , normalizing the mantissa will produce a negative exponent
- But 127 is added to all exponents in the floating point representation, allowing all exponents to be represented by a positive number


## Single Precision

- Example 1. Represent the decimal value 2.5 in 32-bit floating point format.

$$
2.5=10.1 b
$$

- In normalized form, this is: $1.01 \times 2^{1}$
- The mantissa: $\mathrm{M}=01000000000000000000000$
(23 bits without the leading 1)
- The exponent: $\mathrm{E}=1+127=128=10000000 \mathrm{~b}$
- The sign: $S=0$ (the value stored is positive)
- So, $2.5=01000000001000000000000000000000$

Sign Exponent Mantissa

- Example 2: Represent the number -0.00010011 b in floating point form.
- $0.00010011 \mathrm{~b}=1.0011 \times 2^{-4}$ in normalized form
- Mantissa: $\mathrm{M}=0011000000000000000000$
- Exponent: $\mathrm{E}=-4+127=123=01111011 \mathrm{~b}$
- $\mathrm{S}=1$ (as the number is negative)
- Result: 10111101100110000000000000000000

Sign Exponent Mantissa

## Double Precision

- Example 3. Represent the decimal value 85.125 in double precision floating point format.
- $85.125=1010101.001$
- In normalized form this will be $1.010101001 \times 2^{6}$
- sign bit is 0 as positive
- For double precision biased exponent $=1023+6=1029=10000000101$
- Normalized mantissa $=010101001$
- we will add 0's to complete the 52 bits
- The IEEE 754 Double precision is:

0100000001010101010010000000000000000000000000000000000000000000
Sign Exponent
Mantissa

## Multiplication



Multiplication of Unsigned Binary Integers

## Hardware Diagram



## Hardware Diagram



The sign of the product is determined from the signs of the Multiplicand and Multiplier.

- If they are alike, Sign of the product is Positive.
- If they are unlike, Sign of the product is Negative
- So, As will be equal to $M s$ ExOR with $Q s$


## General Multiplication



Product
in $A, Q$

| C | $\begin{gathered} \text { A } \\ 0000 \end{gathered}$ | $\begin{gathered} \ell \\ 1101 \end{gathered}$ | $\begin{gathered} \text { M } \\ 1011 \end{gathered}$ | Initial Values |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 1011 | 1101 | 1011 | Add \{ First |
| 0 | 0101 | 1110 | 1011 | Shift $\}$ Cycle |
| 0 | 0010 | 1111 | 1011 | Shift $\} \begin{aligned} & \text { Second } \\ & \text { Cycle }\end{aligned}$ |
| 0 | 1101 | 1111 | 1011 | Add $\}$ Third |
| 0 |  | 1111 | 1011 | Shift $\}$ Cycle |
| 1 | 0001 | 1111 | 1011 | Add $\}$ Fourth |
| 0 | 1000 | 1111 | 1011 | Shift $\}$ Cycle |

## Booth Multiplication

- Booth's multiplication algorithm is a multiplication algorithm that multiplies two signed binary numbers in 2's complement notation.
- The algorithm was invented by Andrew Donald Booth in 1950.
- It is used to speed up the performance of the multiplication process. It is very efficient too.
- If string of 0's or string of 1's are there in the multiplier that requires no operation only shift.
- Consider a general multiplier consisting of a block of 1 s surrounded by 0 s . For example, 00111110. The product is given by:
$\mathrm{M} \times 00111110=\mathrm{M} \times\left(2^{5}+2^{4}+2^{3}+2^{2}+2^{1}\right)=\mathrm{M} \times 62$ where, M is the multiplicand
- The number of operations can be reduced to two by rewriting the same as

$$
M \times 00111110=M \times\left(2^{6}-2^{1}\right)=M \times 62
$$

- This one is Booth Multiplication.


## Example

- Let the multiplication is $\mathrm{M} \times+14$

In signed 2's complement representation $+14=00001110$
Which is $\mathrm{M} \times 00001110=\mathrm{M} \times\left(2^{4}-2^{1}\right)=\mathrm{M} \times(16-2)=\mathrm{M} \times+14$

- Let the multiplication is $\mathrm{M} \times-14$

In signed 2's complement representation $-14=11110010$
Which is $\mathrm{M} \times 11110010=\mathrm{M} \times\left(-2^{4}+2^{2}-2^{1}\right)=\mathrm{M} \times(-16+4-2)=\mathrm{M} \times-14$

## Algorithm

- As in all multiplication schemes, Booth algorithm also requires examination of the multiplier bits from LSB to MSB and shifting of the partial product.
- Prior to the shifting, the multiplicand may be added to the partial product, subtracted from the partial product, or left unchanged according to following rules:
- The multiplicand is subtracted from the partial product upon encountering the first least significant 1 in a string of 1 's in the multiplier
- The multiplicand is added to the partial product upon encountering the first 0 (provided that there is a previous ' 1 ') in a string of 0 's in the multiplier.
- The partial product does not change when the multiplier bit is identical to the previous multiplier bit, that is strig of 0 s or string of 1 s .


## Arithmetic Shift Right

- In Booth Multiplication Algorithm Shift Right is Arithmetic shift right

Example:

- Let the number is 1001
- Shift right is 0100
- But, Arithmetic shift right is 1100
- Let the number is 0101
- Arithmetic shift right of this number is 0010


## Hardware Diagram



## Booth Multiplication Algorithm


\(\left.$$
\begin{array}{|ccccll}\hline \begin{array}{c}\text { A } \\
0000\end{array} & \begin{array}{c}\text { Q } \\
0011\end{array} & \begin{array}{c}\text { Q-1 } \\
0\end{array} & \begin{array}{c}\text { M } \\
0111\end{array} & \text { Initial Values } \\
\left.\hline \begin{array}{cccccc}1001 & 0011 & 0 & 0111 & \text { AャA-M } \\
1100 & 1001 & 1 & 0111 & \text { Shift }\end{array}\right\} \begin{array}{l}\text { First } \\
\text { Cycle }\end{array}
$$ <br>

\hline 1110 \& 0100 \& 1 \& 0111 \& Shift\end{array}\right\}\)| Second |
| :--- |
| Cycle |

Example of Booth's Algorithm (7× 3)

## Multiplier Design

$\frac{\mathrm{a} 1 \mathrm{a} 0}{}$
$\frac{\mathrm{ab} 1 \mathrm{~b} 0}{\mathrm{a} 1 \mathrm{~b} 0 \mathrm{a} 0 \mathrm{~b} 0}$
a1b1 a0b1


## Array Multiplier

b3 b2 b1 b0
$\frac{\times \quad \text { a2 a1 a0 }}{\text { a0b3 a0b2 a0b1 a0b0 }}$
alb3 alb2 alb1 alb0

| a 2 b 3 |  |  |  |  | a 2 b 2 | a 2 b 1 | a 2 b 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| c 6 | c 5 | c 4 | c 3 | c 2 | cl | c 0 |  |

$\mathrm{J}=$ Multiplicand
$\mathrm{K}=$ Multiplier
AND gate required $=\mathrm{JK}$ nos.
(K-1) nos. of J-bit Adder required


## Array Multiplier

$$
\begin{aligned}
& \quad \frac{\mathrm{m} 3 \mathrm{~m} 2 \mathrm{~m} 1 \mathrm{m0}}{} \\
& \frac{\times \quad \text { q2 q1 q0 }}{\text { m3q0 m2q0 m1q0 m0q0 }} \\
& \text { m3q1 m2q1 m1q1 m0q1 }
\end{aligned}
$$

$m 3 q 2$ m2q2 m1q2 m0q2

| P6 | P5 | P4 | P3 | P2 | P1 | P0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |



